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Interface Trap Density Metrology of state-of-the-art undoped Si n-FinFETs
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The presence of interface states at the MOS interface is a well-known cause of device degradation.
This is particularly true for ultra-scaled FinFET geometries where the presence of a few traps can
strongly influence device behavior. Typical methods for interface trap density (Dit) measurements
are not performed on ultimate devices, but on custom designed structures. We present the first
set of methods that allow direct estimation of Dit in state-of-the-art FinFETs, addressing a critical
industry need.
PACS numbers:
I. INTRODUCTION
Non-planar trigated FinFET geometry (Fig. 1a, b)
provides a viable solution to the channel length (Lch)
scaling due to their better gate to channel electrostatic
coupling and reduced Short Channel Effects (SCEs) [1].
In a recent work [2], it has been demonstrated that by
using thermionic emission, it is possible to measure (1)
the active channel cross-section area (S) (inset Fig. 1),
which represents the portion of the physical cross-section
of channel where the charge flows, and (2) the source
to channel barrier height (Eb), which reflects on the ease
with which electrons travel from the source (drain) to the
channel, hence opening new ways to investigate FinFETs.
Furthermore, it was found that, although the trends of
S in the experimental and the simulated data were iden-
tical, differences in the absolute values were observed.
These differences were found to be caused by the pres-
ence of interface states at the metal-oxide-semiconductor
interface of the experimental devices [2, 3]. These states
can trap electrons and enhance the presence of screening,
therefore reducing the action of the gate on the channel,
and as a final result, a decrease in the absolute value of S
in the experimental data is observed. Here we show that,
by using simple mathematical manipulations and the dif-
ference between experimental and simulated values of S
and of the capacitive coupling α = dEbdVg [2], it is possi-
ble to infer the interface trap density (Dit). Typical Dit
measurements are not performed on ultimate devices but
on custom designed structures [4]. Such custom struc-
tures may only be partially reflective for the possibly sur-
face orientation-dependent and geometry-dependent Dit.
Here, we provide a simple set of methods for the direct
estimation of Dit in ultimate devices. The comparison
between the values of Dit obtained with our two methods
and between our results and the results obtained using a
method implemented in the past [4] show similar trend.
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FIG. 1: Scanning-electron-microscope (SEM) image of a
state-of-the-art FinFET device with the channel having a
<100> orientation and a single fin. b) SEM image of a Fin-
FET device with the channel having a <110> orientation and
ten fins. In the inset the schematic of the cross-sectional cut
in the Y-Z plane of a typical trigated FinFET is shown. The
active cross-section (S) is in grey, H, W , and Dit are the phys-
ical height, the physical width and the interface trap density,
respectively.
FinFET label W(nm) H(nm) L(nm) Number of channels Channel orientation H2 anneal
A 25 65 40 1 < 100 > Yes
B 25 65 40 1 < 100 > No
C 5 65 40 1 < 100 > No
D and E 18 40 40 10 < 110 > Yes
F ∼ 3-5 40 40 10 < 110 > Yes
TABLE I: Details of the n-FinFETs used in this study and
the labels used for them. All FinFETs have undoped channel
and n-doped source and drain.
A new approach to trap density metrology is of criti-
cal importance as CMOS scaling leads device dimensions
into nanometer regime. At these scales, quantities such
as Dit can vary rapidly with device geometry, render-
ing old techniques inadequate as they cannot be applied
directly in these ultra-scaled devices.
II. DEVICE AND EXPERIMENTAL DETAILS
The undoped n-FinFETs used in this work (A−F , see
table I) consist of nanowire channels etched on a Si in-
trinsic film with a wrap-around gate covering three faces
of the channels (Fig. 1) [5]. An HfSiO layer isolates a
TiN layer from the intrinsic Si channel [5]. Devices with
the same channel length, (L = 40 nm), different chan-
nel height (H = 40 nm and 65 nm), different channel
widths (3 nm . W . 25 nm), <100> or <110> channel
orientation and different surface treatment (A,D,E, F
with hydrogen anneal step during fabrication [3] and
B,C without) have been studied. Differential conduc-
tance (G = ∂ISD/∂VSD) data are taken at VSD = 0 V
using a lock-in technique. The complete experimental
procedure to extract S and Eb can be found in Ref. [2].
III. MODELING APPROACH
To obtain the self-consistent charge and potential in n-
FinFETs, the electronic structure is calculated using an
atomistic 10 band sp3d5s∗ semi-empirical Tight-Binding
(TB) [6, 7], which captures the geometrical and poten-
tial confinement, takes into account the atomic positions
in the device [6–8], and is coupled self-consistently to a
2D Poisson solver [8, 9]. The thermionic current in the
FinFETs is obtained using a ballistic top-of-the-barrier
(ToB) model [8, 9]. Due to the extensively large cross-
section of the devices that combines up to 44,192 atoms
(for H = 65 nm, W = 25 nm FinFETs) in the simula-
3tion domain, a new NEMO 3D code has been integrated
in the top of the barrier analysis [10]. Using thermionic
fitting procedure [2], Eb, α and S can be extracted using
the experimental and theoretical conductance (G) in the
thermionic emission regime for a 3D system [11] as,
G3D = SA
∗T
e
kB
exp
(
− Eb(Vg)
kBT
)
(1)
where A∗ is the effective 3D Richardson constant
(A∗Si,3D = 2.1 × 120A · cm−2 · K−2), T is the temper-
ature, kB is the Boltzmann constant and e is the elec-
tronic charge. This will hold only when the cross-section
size of the FinFET is large enough (i.e.: W , H > 20 nm)
to be considered a 3D bulk system. In this study, S is ex-
tracted for FinFETs with W(H) ≈ 25 nm (65 nm). When
the 3D approximation is not true anymore (eg. W or H
. 20 nm), only Eb and α can be correctly extrapolated
[2].
IV. RESULTS AND DISCUSSION
Two techniques to extract Dit in n-Fin-FETs are pre-
sented.
A. Method I
The active cross-section in the undoped n-FinFETs is
extracted from the temperature based conductance mea-
surement using (1) as outlined in Ref. [2]. Theoretically
S is extracted for two n-FinFETs with W/H = 25 nm/65
nm (A and B) and the comparison of the simulated value
of S with experimental data is shown in Fig. 2a. The sim-
ulations overestimate the value of S due to the electro-
static screening of the channel from the gate due the in-
terface trap charges (σit) present in these FinFETs [2, 4].
Based on the difference in the simulated Ssim and the ex-
perimental Sexpt, values, a method to extract Dit in the
FinFET devices is outlined (see table II). The method is
based on the fact that the total charge in the channel at
a given Vg must be the same in the experiments and in
the simulations. We therefore assume that the difference
between the simulated (ρsim) and the trap charge density
(ρit) is equal to the experimental charge density (ρexpt)
(see appendix). This leads to the following equation:
σit(Vg) =
ρsim(Vg)Ssim(Vg)
e · P

[
1− Sexpt(Vg)Ssim(Vg)
]
[
1− Sexpt(Vg)W ·H
]
 [#/cm2]
(2)
where P is the perimeter of the channel under the gate
(P = W + 2H). The extracted Dit (≈ σit) with Vg (for
W/H = 25 nm/65 nm), based on (6), is shown in Fig. 2b.
The Dit value is almost constant with Vg showing that
all the traps are filled (and therefore justifying the as-
sumption Dit ≈ σit). The average value of interface trap
density Dit,avg is obtained as 5.56× 1011cm−2 for device
A and 1.06×1012cm−2 for device B (Fig. 2b). The values
for Dit,avg compare quite well with the experimental Dit
values for two different Lch devices from Ref.[4] (table
II). The validity of these results are also supported by
the fact that the obtained interface trap density values
are different for devices with different surface treatment,
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FIG. 2: a) Experimental values of S for an n-FinFET device
fabricated (A) using H2 annealing step [3] and (B) without
H2 annealing. These curves are then compared with the sim-
ulated one. All the devices have W= 25 nm, L= 40 nm, H=
65 nm and an identical gate stack, but the use of different de-
position systems has led to a shift of 0.15 V in the VT of (B),
which is corrected in the figure for clarity. b) Dit extracted
for the two devices using Eq. 6. The lines show the average
Dit value (Dit,avg). Interface trap density is assumed to be
constant for the top and the side walls of the FinFET which
may not be always true [4].
as it is well known that the hydrogen anneal step during
fabrication greatly improves device characteristics and
reduces the interface trap density [3]. As expected, for
device B we find much higher Dit,av compare to device
A.
B. Method II
By assuming that the surface potential (Ψs) and the
Eb respond equaly to Vg [2, 11], a second extraction ap-
proach for Dit is developed. Simple calculations (see [11]
and the appendix) result in an integrated trap charge
density:
σit =
Cox
e
∫
1
αsim(Vg)
[
αsim(Vg)
αexpt(Vg)
− 1
]
dVg [#/cm
2]
(3)
with Cox=0.0173 F/m
2 (Cox is assumed to be the same
for all the devices since the oxide thickness is the same in
all the devices). This method depends on the valid range
of the Vg used for integration in Eq. (3). The limits are
set from the Vg point where αsim ≈ 1 till the threshold
voltage (VT ) of the FinFET (Fig. 3), after the flat-band
shift (∆VFB) of the simulated curve. All the extracted
Dit ≈ σit from Method II are shown in table II. In the
calculation few assumptions were made; (1) the extra
charge contribution is assumed to come completely from
the interface trap charges (σit) and any contribution from
the bulk trap states have been neglected, (2) this method
of extraction works best for undoped channels since any
filling of impurity states is neglected in the calculations.
V. CONCLUSION
A new Dit determination methodology for state-of-the-
art n-FinFETs is presented. Two complementary ap-
proaches provide (a) the gate bias (Vg) dependence of
Dit (Method I) and, (b) the total Dit (Method II); both
found consistent with each other. The following trends
are observed; (i) devices fabricated without hydrogen an-
nealing step, with smaller W ’s and with 〈110〉 channel
orientation show higher Dit compared to the other de-
vices, (ii) by comparison of the value of Dit obtained for
deviceB in the two approaches (Fig. 2 and Fig. 3) and the
5a) b)
FIG. 3: a) Simulated and experimental α = dEb/dVg for Fin-
FET B having W = 25 nm, L = 40 nm, H = 65 nm, <100>
channel orientation and no hydrogen annealing step [3]. The
observed mismatch is due to the presence of Dit, since exces-
sive interface traps can screen the action of gate on Eb. Using
Eq. 3 it is then possible to calculate Dit ∼= σit. It is impor-
tant to notice that the numbers obtained using this method
II for device B, compares well with the value obtained for the
same device using the method I (as shown in table II). This
gives a strong indication of the complementarities between
the two approaches that have been introduced in this study.
b) Simulated and experimental α = dEb/dVg for FinFET (F )
having W ∼ 3-5 nm, L = 40 nm, H = 40 nm, and <110>
channel orientation. The increase (X2) of Dit compared to
the devices with larger W (i.e.: D and E), may be attributed
to the excessive etching required to make thinner fins.
value of Dit obtained for two identical devices (D and E)
using the same approach (Method II), compatibility and
reproducibility of the methods are demonstrated. The
reported trends are similar to the one suggested in the
literature [3].
n-FinFET label Approach Dit (10
11 cm−2 ) FinFET type Remarks
L=140nm [4] Charge Pumping 1.725 Gated-diode FET [4] −−
L=240nm [4] Charge Pumping 2.072 Gated-diode FET [4] −−
A Method I 5.560 Standard FET H2 anneal, Low Dit
B Method I 10.6 Standard FET No H2 anneal, higher Dit
B Method II 8.86 Standard FET No H2 anneal, higher Dit
C Method II 9.26 Standard FET Thin fin width, more etching, Higher Dit
D (E) Method II 18.31 (15.3) Standard FET <110>, higher bond density, Higher Dit
F Method II 36.3 Standard FET Same as C+D, Much Higher Dit
TABLE II: Dit obtained previously ([4]) compared with our
results. It is possible to infer three expected trends. a) In
good agreement with ref. [3], the hydrogen annealing step
substantially reduces Dit, b) The scaling of the W of the de-
vices (i.e.: from A to C or from D (E) to F ) increases the
presence of interface traps and c) The change in the orienta-
tion of the channel (and therefore the sidewall surface where
the interface traps are formed) from <100> (device A or C)
to <110> (device D (E) or F ) remarkably increases the pres-
ence of traps. Unlike in [4], the presented methods do not
require any special device structure, which makes them easily
applicable.
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VII. APPENDIX
As outlined in Ref. [2], in undoped n-FinFETs the
active channel cross-section area (S) and the source-to-
channel barrier height (Eb) can be extracted from the
temperature based conductance measurements. Further-
more, in these devices, the differences between the values
of the experimental and the simulated S and |∂Eb/∂Vg|
can be used for the extraction of interface traps density
(Dit).
In this appendix, the details about the extraction pro-
cedure of Dit are outlined. The material is organized
in the following sections. Interface trap extraction us-
ing difference in S is outlined in Sec. VII A along with
the assumptions. Section VII B outlines the procedure
for Dit extraction using the differences between exper-
imental and simulated gate-to-channel coupling values
(α = |∂Eb/∂Vg|) along with the assumptions. Conclu-
sions are given in Sec. VII C.
A. Method I
Based on the difference between the simulated and
the experimental active channel cross-section area val-
ues (Ssim and Sexpt respectively), a method to extract
Dit in FinFET devices is outlined.
As the total charge in the channel at a given Vg must
be the same in the experiments and in the simulations
(charge neutrality), the following equation is obtained:
7Ssim ·Lch · ρsim = Sexpt ·Lch · ρexpt + e · σit ·Lch ·P (4)
where Lch is the channel length, P is the perimeter of
the channel under the gate (P = W +2H as show in Fig.
1 of the main paper), W is the width of the channel, H
is the height of the channel, ρsim (ρexpt) is the simulated
(experimental) charge density, e is the electronic charge
and σit the number of trap charges at the interface. Lo-
cally it can be assumed that ρexpt can be obtained from
ρsim and σit using Eq. (5):
ρexpt = ρsim − ρit = ρsim − (e · σit · P )/(W ·H) (5)
Using Eq. (4) and (5) a final expression for σit is ob-
tained as,
σit(Vg) =
ρsim(Vg) · Ssim(Vg)
e · P

[
1− Sexpt(Vg)Ssim(Vg)
]
[
1− Sexpt(Vg)W ·H
]
 [#/cm2]
(6)
from this, the interface trap density can be extrapo-
lated using the approximation Dit ≈ σit.
1. Assumptions in Method I
In the calculation of σit (Dit) few assumptions were
made. The extra charge contribution completely comes
from the interface trap density (Dit) and any contribu-
tion from the bulk trap states have been neglected. Also
all the interface traps are assumed to be completely filled
which justifies the fact that we can assume that Dit ≈
σit. This method of extraction works best for undoped
channel since any filling of the impurity/dopant states is
neglected in the calculation. Also the interface trap den-
sity is assumed to constant for top and side walls of the
FinFET which is generally not the case [4].
B. Method II
Based on the difference between simulated and experi-
mental value of α, a second method for the extraction of
Dit has been demonstrated. Starting from the equivalent
capacitance model for a MOSFET with and and without
the interface traps, as shown in Figure 4, the basic idea
comes from Eq.(38) on page 383 in Ref. [11] which gives,
|∂Eb
∂Vg
| = 1− Ctot
Cox
, (7)
Cox
CdCd
Cox
Cit
Vg Vg
(b)(a)
FIG. 4: Equivalent circuits (a) with interface-trap capacitance
(Cit) and (b) without interface capacitance. Cd and Cox are
the depletion and the oxide capacitance, respectively. The
idea for this equivalent circuit is obtained from page 381 in
Ref. [11].
8where Ctot and Cox are the total and the oxide capac-
itance, respectively. For the two cases shown in Fig. 4
the total capacitance is given by,
Cexptot =
Cox · (Cd + Cit)
Cd + Cox + Cit
, (8)
Csimtot =
Cd · Cox
Cd + Cox
, (9)
with Cd being the depletion capacitance and Cit the
interface capacitance. Equation (8) and (9) represent the
total capacitances in the experimental and in the simu-
lated device under ideal condition without any interface
traps, respectively.
By combining Eq. (7), (8) and (9) and after some
mathematical manipulations, we obtain,
1
αexp
=
1
αsim
+
Cit
Cox
, (10)
where of course αexp/sim = |∂Esim/expb /∂Vg|.
By manipulating Eq.(10) it is possible to obtain Eq.
(11):
Cit = Cox ·
( 1
αsim
)
·
[αsim
αexp
− 1
]
, (11)
which can be associated with Eq. (12) [11];
Cit = e · ∂σit
∂Vg
. (12)
In Eq. (11) all the values are dependent on Vg except
Cox. Integrating Eq. (12) with regard to Vg the final
expression for the integrated interface charge density in
the FinFETs is,
σit =
Cox
e
·
∫ V2=VT
V1
( 1
αsim(Vg)
)
·
[αsim(Vg)
αexp(Vg)
−1
]
dVg[#/cm
2],
(13)
where VT is the threshold voltage of the FinFET and
V1 is the Vg at which αexp = 1. This is the integration
range for Eq. (13) in the sub-threshold region.
1. Assumptions in Method II
While deriving the final equation for method II some
assumptions were made. The first most important as-
sumption is that the rate of change of the surface po-
tential (Ψ(Vg)) is same as Eb with Vg. The extra charge
contribution completely comes from the interface trap
density (σit) and any contribution from the bulk trap
states have been neglected. Also all the interface traps
are assumed to be completely filled which means σit =
Dit. This method works best when the change in DC and
AC signal is low enough such that the interface traps can
follow the change [11].
C. Conclusion
The detailed calculation for both the trap extraction
methods have been provided along with the assumtions
made to obtain the final equations. The important point
to note here is that, method I provides the variation in
interface trap charges with the gate bias however, method
II provides the total interface trap charge density within
a range of gate bias. The application and the results
9obtained from these methods are provided in the main paper.
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